

# WaveArtist™ 010 and WaveArtist™ 030 Audio System Devices

## Introduction

The Rockwell WaveArtist™ 010 (RWA010) and WaveArtist™ 030 (RWA030) are audio system devices in small, low profile, PQFP/TQFP packages. These devices provide increasing functionality from FM synthesis (RWA010), to FM and high quality music wavetable synthesis (RWA010 and RWA030), to FM and high quality music wavetable synthesis with optional effects processor upgrade (RWA010, RWA030, and RWA035). (See Table 1.)

The RWA010 Audio System Controller and Codec supports FM synthesis, 16-bit stereo audio with simultaneous record and playback, and ISA bus Plug-and-Play (PnP) interface with 16-bit (RWA010) or 12-bit (RWA011) address for cost effective, expandable audio and audio/modem system designs. The RWA010 is also compatible with DOS applications that use Sound Blaster Pro, Yamaha OPL3, AdLib, and MPU-401 interfaces. Also supported is a game port with internal timers, and for the RWA011 only, an enhanced IDE CD-ROM interface. General MIDI compatible wavetable synthesis is provided by adding the RWA030 Music Processor (Figure 1). Unless otherwise noted, all references to the RWA010 also include the RWA011. The RWA010 is packaged in a 144-pin TQFP.

The RWA010, when used with a Rockwell modem, provides seamless integration of high speed data/fax modem, voice/audio, AudioSpan simultaneous voice and data, and speakerphone functions.

The RWA030 Music Processor, featuring Audio by Kurzweil and special audio effects, in an 80-pin PQFP, supports high quality sound designs in either RWA010 or external DAC interface configuration. It connects to the RWA010 or other controller, a 2MB or 1MB wavetable ROM, and an optional downloadable sound sample DRAM (up to 8MB), and the optional RWA035.

The RWA035 Effects Processor Upgrade, in an 80-pin PQFP, adds professional quality sound processing such as concert hall and other spatial features to the RWA030. The RWA035 connects to an external DRAM.

Host software, compatible with the Windows Sound System (WSS), is provided for Windows 95, Windows 3.1x, Windows NT, and DirectSound environments. A software utility is also available to configure the PnP interface in an MS-DOS environment.

FCC part 15 and part 68 approved reference hardware designs are available.

## Features

- RWA010 Audio System Controller and Codec
  - 16-bit stereo audio in a single mixed-signal device
    - \* 16-bit delta sigma codec with >80 dB SNR
    - \* Sound Blaster Pro compatible
    - \* Simultaneous (full-duplex) record and playback
    - \* 8-bit and 16-bit PCM sample record and playback from 4 kHz to 44.1 kHz
    - \* Digital sample rate conversion with 0.7 Hz resolution
    - \* Integrated OPL3/OPL2 and AdLib compatible FM synthesis with no external DAC required
    - \* 5 external analog input channels (4 stereo, 1 mono)
    - \* Independent left and right channel mixers each with 5 external inputs and 1 internal input (digitally summed FM, optional wavetable, and PCM signals)
    - \* 2 external analog output channels (1 stereo, 1 mono)
    - \* Uses single crystal oscillator
  - Integrated hardware interfaces
    - \* MPU-401 MIDI UART compatible
    - \* Enhanced IDE CD-ROM compatible (RWA011)
    - \* Joystick with internal timers (game port compatible)
    - \* ISA bus PnP interface
  - Programmable PnP resource data
- RWA030 Music Processor in 80-pin PQFP
  - General MIDI compatible wavetable synthesis supports 32 voices at 44.1 KHz
  - Audio by Kurzweil
  - Basic effects for reverb, chorus, and 3D spatialization
  - Treble and bass equalization
  - Interface to 2MB or 1MB wavetable ROM
  - Interface to sound sample DRAM (up to 8MB)
  - Interface to RWA035 Effects Processor Upgrade
- RWA035 Effects Processor Upgrade in 80-pin PQFP
  - Full effects for reverb, chorus and delay
  - Spatial placement effects
  - Interface to DRAM (up to 512 kB)
- Low profile, small footprint packages
  - RWA010: 144-pin TQFP
  - RWA030 and RWA035: 80-pin PQFP
- Power management
- Applications
  - Integrated audio/telephony cards
  - Motherboards, notebooks, add-on cards
  - PC audio/games
  - Windows Sound System (WSS) and DirectSound

Table 1. Models and Functions

Functions	Required Devices		
	RWA010/RWA011 (Note 1)	RWA010/RWA011 (Note 1), RWA030, and RWA031/RWA032 ROM (Note 2)	RWA010/RWA011 (Note 1), RWA030, RWA031/RWA032 ROM (Note 2), and RWA035
FM Synthesis	X	X	X
High Quality Wavetable Synthesis 3D Spatialization Effects (Reverb and Chorus) Equalization (Treble and Bass)	—	X	X
Professional Quality Effects Processing (Reverb, Chorus, Delay, Concert, Auditorium, etc.)	—	—	X
<b>Notes:</b>			
1. RWA010 supports 16-bit PnP address but not CD-ROM interface; RWA011 supports 12-bit PnP address and CD-ROM interface.			
2. RWA031/RWA032 is the optional 1MB/2MB wavetable ROM for the RWA030.			

WaveArtist is a trademark of Rockwell International.

Microsoft and MS-DOS are registered trademarks of Microsoft Corporation.

Windows, Windows NT, Windows Sound System, and DirectSound are trademarks of Microsoft Corporation.

Sound Blaster is a trademark of Creative Technology Ltd.




Figure 1. RWA010 with RWA030 Block Diagram

## RWA010 Description

### General

#### Sample Rate Conversion

Analog inputs and outputs are sampled at 44.1 kHz. The internal sample rate converter converts PCM samples to sample rates ranging from 4 kHz to 44.1 kHz.

The sample rate converter eliminates the need for an external DAC for the FM synthesis. It also allows the use of a single crystal to support all PCM sample rates.

#### FM Synthesis

The internal OPL3 and OPL2 compatible FM synthesis engine can operate in either 2-operator or 4-operator mode.

Address, data, and status registers are provided for compatibility with the AdLib/Sound Blaster Pro interfaces.

#### Stereo Codec/Mixer

An integrated 16-bit delta sigma stereo codec simultaneously mixes, records, and plays with high fidelity.

The record multiplexer for the stereo ADC input selects from four external stereo inputs, one external mono input, or the internal mixer. The mixer combines the external inputs into one stereo input for the record multiplexer.

For playback, separate stereo and mono outputs are provided. The PCM samples are digitally mixed with FM and wavetable synthesizer samples, then converted to analog outputs.

Volume controls are provided on all input and output paths.

#### Host Software

Windows Sound System (WSS) compatible recording and playback of 16-bit and 8-bit PCM audio is supported in Rockwell-provided host driver software which controls the WaveArtist using the WaveArtist command/status registers.

#### Music Processor (RWA030 Option)

The RWA030 supports 32-voice polyphony General MIDI wavetable synthesis at 44.1 kHz. It provides several basic audio effects, including reverb, chorus, and 3D sound spatialization (reverb and chorus are not available during wavetable synthesis operation). Additionally, treble/bass equalization can be on FM, PCM, and wavetable synthesis signals. An external 2MB or 1MB ROM is used to store the wavetable sounds.

Sound samples can be loaded into optional external DRAM and played back with the internal synthesis engine. This interface also supports multiple hardware static buffers, allowing games written for DirectSound to playback sounds more efficiently and more than one PCM sample to be mixed at the same time.

For additional high quality effects, an interface is provided to the RWA035 Effects Processor Upgrade device. The

RWA035 is programmed with additional sound delay processing algorithms such as concert hall and other spatial effects.

## Host Hardware and Logical Device Interfaces

### Host Full-Duplex Operation

Two DMA channels are used simultaneously to support full-duplex operation (record and playback). If an 8-bit DMA channel is used, supplied drivers will correctly format the data as either 8-bit or 16-bit. Furthermore, the record and playback rates can be independently programmed.

### ISA Host Bus Plug and Play (PnP) Interface

The PnP interface supports six logical devices with programmable I/O base address assignments. The logical devices are typically assigned to WaveArtist command/status registers, Sound Blaster Pro, MPU-401, modem, CD-ROM (RWA011 only), and game port. The address assignment, IRQ, DRQ, and DACK signal routing are established by a software driver writing to configuration registers after successful PnP isolation.

Data is transferred between the RWA010 and the host bus on 16 bidirectional data lines (SD[15:0]).

Control lines supported are: I/O Read (IOR#), I/O Write (IOW#), Address Enable (AEN), Reset (RESET), and System Bus High (SBHE#) inputs, and I/O 16 (IOCS16#) output.

Interrupt servicing is supported by eight Interrupt Request outputs (IRQ[15, 11, 10, 9, 7, 5, 4, 3]).

Direct memory access (DMA) is supported by four DMA Request outputs (DMA[7, 6, 5, 1]) and four DMA Acknowledge inputs (DACK#[7,6,5,1]).

### WaveArtist Command/Status Interface

WaveArtist Command/Status registers are supported. These registers are used to control wavetable data I/O, mixer functions, and WaveArtist extended functions such as downloading sound sets or wave files for DirectSound support.

### Sound Blaster Pro Compatible Interface

A Sound Blaster Pro compatible ISA host bus interface is provided. DOS games that are Sound Blaster Pro interface compatible can function without modification. For game playback compatibility, Sound Blaster ADPCM (2, 3, and 4 bit) modes are supported.

### PnP Serial EEPROM Interface

A 3-line serial interface to a XICOR X24C02 or compatible serial EEPROM is supported. The interface signals are the Data Clock (SCK) and Write Control (WC#) outputs and a bidirectional Serial Data (SDA) line. A DOS utility is available for programming the EEPROM from the host bus.

**Audio Interface**

Stereophonic signals supported are: Microphone (RMIC, LMIC), Line In (RLINE, LLINE), CD Audio In (RAUX1, LAUX1), and Auxiliary 2 In (RAUX2, LAUX2) inputs and Audio Out (ROUT, LOUT) outputs. Monophonic signals supported are: Mono In (MONOIN) input and Mono Out (MONOOUT) output.

**Enhanced IDE CD-ROM Interface (RWA011 Only)**

The supported signals are CD-ROM Select output (CDSEL#), two programmable address chip select outputs (CDSEL0# and CDSEL1#), CD-ROM Interrupt Request output (CDIRQ), CD-ROM DMA Request output (CDDRQ), and CD-ROM DMA Request Acknowledge input (CDDACK#). The address base and the IRQ and DMA assignments are established via the PnP configuration.

**MIDI/Joystick (Game Port) Interface**

Eight joystick and two MIDI signals are supported which are typically routed to a 15-pin standard PC game port connector. Only a few external resistors and capacitors are required to complete the game port interface circuit.

The joystick interface has four timer input pins (JAX, JAY, JBX, and JBY) and four button input pins (JA1, JA2, JB1, and JB2). The timer input pins can support two joysticks or four paddles. No external timer device is required.

The MIDI serial interface can receive and transmit serial data at TTL logic levels. External hardware is required to connect the two signals, MIDI Receive (MIDI\_RX) input and MIDI Transmit (MIDI\_TX) output, to interface with other MIDI compatible components. The serial data character format consists of one start bit (logical 0), eight data bits (LSB shifted first), and one stop bit (logical 1). The data rate complies with the standard MIDI specification.

**Modem Interface**

Supported modem interface signals are: Modem Reset (RESET#) and Modem Chip Select (MSEL#) outputs and Modem Interrupt Request (MIRQ) input. The RWA010 provides the address decoding from the host bus.

**RWA030 Music Processor Interface**

The RWA010 controls the optional RWA030 Music Processor using the Clock (XCLK), Left/Right Clock (LRCLK), Bit Clock (BCLK), and Reset (WRESET#) outputs. Digital audio data is transferred to and from the RWA030 over the Serial Audio Data Out (SADATAO) and Serial Audio Data In (SADATAI) lines. Additional control/status information is transferred to and from the RWA030 over the High Speed Interface Out (HSIFO) and the High Speed Interface In (HSIFI) serial lines. Digital samples of the analog audio input signals are also sent to the RWA030 using the Sampled Data Output (SDOUT) line.

**Host Software**

Host software is provided for Windows 95, Windows 3.1x (WSS), and Windows NT.

A DOS utility is available to configure the PnP interface for the MS-DOS environment.

**Hardware Interface Signals**

The RWA010 pin interface signals are shown in Figure 2.

The RWA010 pin assignments for the 144-pin TQFP are shown in Figure 3.

The RWA010 pin signals are described in Table 2.

**Additional Information**

Additional RWA010 information is described in the WaveArtist 010 Designer's Guide (Order No. 1101).




Figure 2. RWA010 Interface Signals




Figure 3. RWA010 Pin Signals - 144-Pin PQFP

Table 2. RWA010 Hardware Interface Signal Definitions

Label	Pin No.	I/O	Signal/Definition
<b>General</b>			
XTLI XTLO	24 23	I, O	<b>Crystal Input, Crystal Output.</b> Connect to a 50.8032 MHz crystal circuit.
VDD	3, 22, 25, 30, 53, 70, 89, 124, 132	PWR	<b>Digital Power.</b> Connect to +5 VDC.
AVDD	91, 101, 107	PWR	<b>Analog Power.</b> Connect to +5 VA.
GND	4, 8-9, 19, 31, 37, 62, 65, 75, 84, 123, 135	GND	<b>Digital Ground.</b> Connect to digital ground.
AGND	95-96, 109, 121, 122	GND	<b>Analog Ground.</b> Connect to analog ground.
SKYRX2	15		<b>NC.</b>
TEST	90		<b>Test.</b> NC.
<b>Host Bus Interface</b>			
AEN	56	I	<b>Host Bus Address Enable.</b> Active high input asserted during a DMA cycle. The PnP logic responds to the host address bus and I/O command signal lines (IOR# or IOW#) when AEN is low.
SA[15:12] (RWA010 only), SA[11:0]	18-17, 26, 29, 55-54, 52-43	I	<b>Host Bus Address Lines.</b> Host address bus lines used for PnP ADDRESS, WRITE_DATA, READ_DATA ports and I/O Port Base decoding. All I/O and PnP registers are decoded with 16 bits (RWA010) or 10 bits (RWA011).
SD[15:0]	60-61, 63-64, 66-69, 79-76, 74-71	I/O	<b>Host Bus Data Lines.</b> Host bus bidirectional data lines used to transfer data between the host and the RWA010.
IOR#	57	I	<b>Host Bus Read.</b> Active low input asserted to strobe read data from the RWA010 onto the host data bus (SD[15:0]). This pin has an internal 100k $\Omega$ pull-up resistor.
IOW#	58	I	<b>Host Bus Write.</b> Active low input asserted to strobe write data from the host data bus (SD[15:0]) into the RWA010. This pin has an internal 100k $\Omega$ pull-up resistor.
IRQ[15, 11, 10, 9, 7, 5, 4, 3],	88-85, 83-80	O	<b>Interrupt Request.</b> Active high output asserted to indicate an interrupt request by the RWA010.
DRQ1, DRQ5, DRQ6, DRQ7	36-33	O	<b>DMA Request.</b> Active high output asserted to request DMA data transfer.
DACK1#, DACK5#, DACK6#, DACK7#	41-38	I	<b>DMA Request Acknowledge.</b> Active low input asserted to acknowledge the corresponding DMA request.
RESET	59	I	<b>Host Reset.</b> Active high input asserted to reset the RWA010. When asserted, all internal registers are reset to their hardware default states. The pin must be asserted at least 10 ms before being deasserted. While in the reset state, all host bus activity is ignored.
IOCS16#	32	O	<b>I/O 16.</b> Active low output asserted during an I/O read or write operation. This pin is an open collector output driver.
SBHE#	42	I	<b>System Bus High Enable.</b> Active low input asserted when the high-order byte of the host bus is to be accessed.
<b>Serial EEPROM Interface</b>			
SCK	1	O	<b>Serial EEPROM Clock.</b> 400 kHz clock timing output to a 24C02 serial EEPROM.
SDA	144	I/O	<b>Serial EEPROM Address/Data I/O.</b> Bidirectional data bit to and from a 24C02 serial EEPROM. Connect this pin to an external pull-up resistor (e.g., 10 k $\Omega$ ) to VCC.
WC#	2	O	<b>Serial EEPROM Write Control.</b> Active low output to allow writing into the EEPROM memory.



Table 2. RWA010 Hardware Interface Signal Definitions (Cont'd)

Label	Pin No.	I/O	Signal/Definition
<b>Modem Controller Interface</b>			
MSEL#	6	O	<b>Modem Chip Select.</b> Active low output to the modem controller asserted whenever a valid address is present on host address bus, i.e., an address which falls within the I/O range written by the host bus to the I/O Space Configuration Register.
MIRQ	7	I	<b>Modem Interrupt Request.</b> Active high input from the modem's HINT pin.
RESET#	5	O	<b>Modem Reset.</b> Active low output; inverse of RESET from the host bus. This signal is used to reset the modem controller and the CD-ROM interface.
<b>Game Port and MIDI Port Interface</b>			
JA1 JA2	139 138	I	<b>Joystick A Switch Inputs 1 and 2.</b> Binary inputs used to determine the state of Joystick A switches 1 and 2. These ports each have a built-in 10 k $\Omega$ pull-up resistor.
JAX JAY	143 142	I	<b>Joystick A X-Y Position.</b> Analog inputs used to determine the position of the Joystick A potentiometer.
JB1 JB2	137 136	I	<b>Joystick B Switch Inputs 1 and 2.</b> Binary inputs used to determine the state of Joystick B switches 1 and 2. These ports each have a built-in 10 k $\Omega$ pull-up resistor.
JBX JBY	141 140	I	<b>Joystick B X-Y Position.</b> Analog inputs used to determine the position of the Joystick B potentiometer.
MIDI_RX	11	I	<b>MIDI Receive.</b> MIDI serial input data from the MPU-401 UART compatible interface. This pin has a built-in 100 k $\Omega$ pull-up resistor.
MIDI_TX	10	O	<b>MIDI Transmit.</b> MIDI serial output data to the MPU-401 UART compatible interface.
<b>Audio Interface</b>			
LAUX1 RAUX1	98 111	I	<b>Auxiliary Input 1 Left and Right.</b>
LAUX2 RAUX2	99 110	I	<b>Auxiliary Input 2 Left and Right.</b>
LLINE RLINE	100 108	I	<b>Line-Level Input Left and Right.</b>
LMIC RMIC	94 114	I	<b>Microphone Input Left and Right.</b>
LOUT ROUT	102 106	O	<b>Line-Level Output Left and Right.</b>
MONOIN	97	I	<b>Monaural Input.</b>
MONOOUT	103	O	<b>Monaural Output.</b>
<b>Audio Interconnect and Reference Voltage</b>			
VC	105	REF	<b>Centerpoint Voltage.</b> Connect to analog ground through 0.1 $\mu$ F capacitor and 10 $\mu$ F capacitor in parallel.
VREF	104	REF	<b>Reference Voltage.</b> Connect to analog ground through 0.1 $\mu$ F and 10 $\mu$ F in parallel.
LMIXOUT0 LMIXOUT1	93 92	DI	<b>Mixer Out Coupling Left.</b> Connect LMIXOUT0 to LMIXOUT1 though an external 0.47 $\mu$ F capacitor.
RMIXOUT0 RMIXOUT1	112 113	DI	<b>Mixer Out Coupling Right.</b> Connect RMIXOUT0 to RMIXOUT1 though an external 0.47 $\mu$ F capacitor.
<b>CD-ROM Interface (RWA011 Only)</b>			
CDSEL#	29	O	<b>CD-ROM Chip Select.</b>
CDSEL0#	28	O	<b>CD-ROM Chip Select 0.</b>
CDSEL1#	27	O	<b>CD-ROM Chip Select 1.</b>
CDIRQ	17	I	<b>CD-ROM Interrupt Request.</b>
CDDRQ	18	I	<b>CD-ROM DMA Request.</b>
CDDACK#	26	O	<b>CD-ROM DMA Request Acknowledge.</b>

Table 2. RWA010 Hardware Interface Signal Definitions (Cont'd)

Label	Pin No.	I/O	Signal/Definition
<b>RWA010 Interconnect</b>			
SLEEP	115	DI	Connect to IA_SLEEP.
TXSIN	119	DI	Connect to IA_TX.
CLKIN	125	DI	Connect to IA_FS.
CTRLSIN	120	DI	Connect to IA_CTRL.
IA_SLEEP	133	DI	Connect to SLEEP.
IA_TX	131	DI	Connect to TXSIN.
IA_FS	134	DI	Connect to CLKIN.
IA_CTRL	128	DI	Connect to CTRLSIN.
IA_FSYNC	127	DI	Connect to LRCLK.
IA_RX	129	DI	Connect to SDOUT.
IA_SCLK	130	DI	Connect to BCLK.
<b>RWA030 Interface and Associated RWA010 Interconnect</b>			
XCLK (MHZ50)	20	O	<b>50 MHz Clock.</b> Connect to RWA030 XCLK.
YCLK (MHZ25)	21	O	<b>25 MHz Clock.</b> Connect to RWA030 YCLK.
SADATAI	12	O	<b>Serial Audio Data In.</b> Connect to RWA030 SADATAI input.
SADATAO	13	I	<b>Serial Audio Data Out.</b> Connect to RWA030 SADATAO output.
LRCLK	116	O	<b>Left/Right Clock for Serial Audio Data.</b> Connect to RWA030 LRCLK and to RWA010 IA_FSYNC.
BCLK	117	O	<b>Bit Clock for Serial Audio Data.</b> Connect to RWA030 BCLK and to RWA010 IA_SCLK.
HSIFI	14	O	<b>High Speed Serial Interface Input.</b> Connect to RWA030 HSIFI.
HSIFO	16	I	<b>High Speed Serial Interface Output.</b> Connect to RWA030 HSIFO.
SDOUT	118	O	<b>Sampled Data Out.</b> Connect to RWA030 SDIN and to RWA010 IA_RX.
WRESET#	126	O	<b>Reset.</b> Active low. Connect to RWA030 RESET.
<b>Notes:</b>			
I/O Type: I = Input, O = Output, DI = Device Interconnect.			
No connection (NC) means no external connection allowed (pin may be connected to internal circuitry).			

## RWA030 Description

### General

The RWA030 Music Processor is a high quality wavetable synthesizer which supports 16-channel 32-voice polyphony General MIDI wavetable synthesis. It generates audio data from a sound sample set stored in an external 2MB or 1MB ROM. In addition, the RWA030 supports downloading of sound samples into DRAM (up to 8MB).

The RWA030 also provides basic effects such as reverb, chorus, and 3D spatialization. Treble and bass equalization is supported.

The RWA030 is packaged in an 80-pin PQFP.

### Features

- Supports 32 voices at 44.1 KHz
- Audio by Kurzweil
- Built-in basic effects
  - Reverb, chorus, and 3D spatialization
  - Treble and bass equalization
- Host processor interface
  - Serial audio output and input data
  - High speed serial control/status interface
  - Digitally sampled audio data input
- Wavetable ROM and sample DRAM interface
  - Interface to 2MB or 1MB wavetable ROM
  - Interface to sound sample DRAM (up to 8MB)

### External Hardware Interface

The RWA030 is optimized for interfacing with the RWA010 host. The RWA030 can also be effectively connected to other hosts through an external DAC to support high quality music and sound effects.

The RWA030 interface signals are shown in Figure 4.

#### RWA010 Mode

The RWA010 Mode is selected when MODE0 and MODE1 pins are high (see Table 3).

#### Crystal/Clock Interface

The internal clocking frequency is provided by either an external 50.8032 MHz crystal circuit connected to the Crystal In (XTALI) and Crystal Out (XTALO) pins, or an external clock circuit driving the 50.8032 MHz Clock In (XCLK) and 50.8032/2 MHz Clock In (YCLK) pins, as selected by the Oscillator Enable (OSCEN) input.

#### RWA010 Interface

Audio data is transferred between the RWA010 and the RWA030 over the Serial Audio Data Out (SADATAO) and Serial Audio Data In (SADATAI) lines without requiring external D/A or A/D conversion. Left/Right Clock (LRCLK) and Bit Clock (BCLK) inputs are used for clocking the data transfer.

A sampled audio data input (SDIN) is also supported to accept digitized raw audio analog samples.

Control, status, and diagnostic data between the RWA030 and the RWA010 is transferred using the High Speed Serial In (HSIFI) and High Speed Serial Out (HSIFO) pins.

#### **External DAC Mode**

The External DAC Mode is selected when MODE0 and MODE1 pins are low (see Table 3).

#### Crystal/Clock Interface

The XTLI and XTLO pins are to be connected to a 50.8032 MHz crystal circuit.

#### DAC Interface

Three pins are used to connect to an external DAC: Frame Sync Clock (LRCLK) and Bit Clock (BCLK) outputs, and Serial Audio Data Output (SADATAO) output.

#### MIDI Interface

MIDI data is entered into the RWA010 via the MIDI Serial Input (MIDIIN).

#### **External Memory Bus**

The RWA030 external memory bus supports 23 address outputs (MA[22:0]), 16 bidirectional data lines (MD[15:0]), and associated control lines to connect to an external Wavetable ROM and to the optional sound sample DRAM.

#### ROM Interface

The RWA030 connects to an external 2MB or 1MB wavetable ROM. The ROM is organized as 1M x 16 bits or 512k x 16 bits with a maximum access time of 150 ns. The wavetable sound set is available in file form for OEM programming into the ROM. Alternatively, the Rockwell RWA031 (1MB) or RWA032 (2MB) masked ROM in a 44-pin SOP containing the wavetable sound set is available.

#### DRAM Interface

The RWA030 optionally connects to DRAM (up to 8MB) to allow sound samples to be downloaded through the RWA030. The DRAM must have a maximum access time of 70 ns.

### Hardware Interface Signals

The RWA030 pin interface signals are shown in Figure 4.

The RWA030 pin assignments for the 80-pin PQFP are shown in Figure 5.

The RWA030 pin signals are described in Table 3.

### Additional Information

Additional information is described in the RWA030 Music Processor Designer's Guide (Order No. 1103).




Figure 4. RWA030 Interface Signals




Figure 5. RWA030 Pin Signals - 80-Pin PQFP

Table 3. RWA030 Hardware Interface Signal Definitions

Label	Pin No.	I/O	Signal/Definition															
<b>General</b>																		
OSCEN	53	I	<b>Oscillator Mode.</b> The OSCEN input selects the Oscillator Mode. OSCEN low (pulled down) selects the Slave Clock Mode (internal oscillator disabled). In this mode, connect RWA030 XCLK and YCLK inputs to the RWA010 XCLK and YCLK outputs, respectively, and leave XTALI and XTALO open. OSCEN high (pulled up) selects the Master Clock Mode (internal oscillator enabled). In this mode, connect XTALI and XTALO to an external 50.8032 MHz clock circuit and leave both XCLK and YCLK open.															
XCLK, YCLK	54 55	I I	<b>XCLK (50.8032 MHz), YCLK (25.4016 MHz).</b> In Slave Clock Mode (OSCEN low), connect the XCLK input to the RWA010 XCLK output and connect the YCLK input to the RWA010 YCLK output. In Master Clock Mode (OSCEN high), leave these pins open.															
XTALI, XTALO	48 49	I, O	<b>Crystal Input, Crystal Output.</b> In Slave Clock Mode (OSCEN low), leave these pins open. In Master Clock Mode (OSCEN high), connect the XTALI and XTALO pins to a 50.8032 MHz crystal circuit.															
RESET#	47	I	<b>Reset.</b> Active low input which, when asserted, causes all RWA030 input/output pins to be set to the input state and forces all output pins to the float state. The pin must be asserted for at least 12 Y clock cycles (12 ms) after VDD reaches operating range and the internal clock oscillator has stabilized.															
TESTEN	20	I	<b>Test.</b> Connect to VCC.															
VR5V	72	PWR	<b>Digital Power.</b> Connect to +5 VDC.															
VREG	73	PWR	<b>Regulator Voltage.</b> Connect to digital ground through 1000 pF capacitor.															
VDD	1, 14, 25, 37, 52, 67	PWR	<b>Digital Power.</b> Connect to +5 VDC.															
GND	6, 13, 30, 50, 74	GND	<b>Digital Ground.</b> Connect to digital ground.															
MODE0 MODE1	51 45	I	<b>Interface Mode.</b> Two encoded input pins select the interface mode: <table style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; padding: 2px;">MODE1</th> <th style="text-align: left; padding: 2px;">MODE0</th> <th style="text-align: left; padding: 2px;">Operating Mode</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">Low</td> <td style="padding: 2px;">Low</td> <td style="padding: 2px;">External DAC Mode</td> </tr> <tr> <td style="padding: 2px;">Low</td> <td style="padding: 2px;">High</td> <td style="padding: 2px;">Reserved</td> </tr> <tr> <td style="padding: 2px;">High</td> <td style="padding: 2px;">Low</td> <td style="padding: 2px;">Reserved</td> </tr> <tr> <td style="padding: 2px;">High</td> <td style="padding: 2px;">High</td> <td style="padding: 2px;">RWA010 Mode</td> </tr> </tbody> </table>	MODE1	MODE0	Operating Mode	Low	Low	External DAC Mode	Low	High	Reserved	High	Low	Reserved	High	High	RWA010 Mode
MODE1	MODE0	Operating Mode																
Low	Low	External DAC Mode																
Low	High	Reserved																
High	Low	Reserved																
High	High	RWA010 Mode																
<b>Serial Audio Data Interface</b>																		
LRCLK	57	I/O	<b>Left/Right Clock (44.1 kHz) for Serial Audio Data.</b> BCLK divided by 36. In RWA010 Mode, LRCLK is an input indicating that data for the right channel (high) or left channel (low) is to be output on the SADATAO pin. Connect LRCLK to RWA010 LRCLK pin. In External DAC Mode, LRCLK is an output indicating that data for the right channel (high) or left channel (low) is being output on the SADATAO pin for the external DAC. Connect LRCLK to DAC Word Select (WS) input pin.															
BCLK	56	I/O	<b>Bit Clock (1.575 MHz) for Serial Audio Data.</b> In RWA010 Mode, BCLK is an input clock that shifts the serial audio data out onto the SADATAO pin. Connect BCLK to RWA010 BCLK pin. In External DAC Mode, BCLK is an output clock that shifts the serial audio data out onto the SADATAO pin for the external DAC. Connect BCLK to DAC Bit Clock (BITCLK) input pin.															
SADATAAO	59	O	<b>Serial Audio Data Out.</b> The serial data is sent most significant bit first, and in two's complement format. Data is shifted out on the rising edge of BCLK. In RWA010 Mode, connect SADATAAO to the RWA010 SADATAAO input pin. In External DAC Mode, connect SADATAAO to the DAC Data (DATA) input pin.															
SADATAI	58	I	<b>Serial Audio Data In.</b> Serial data is received most significant bit first, and in two's complement format. In RWA010 Mode, connect SADATAI to the RWA010 SADATAI output pin. In External DAC Mode, connect SADATAI to ground.															

Table 3. RWA030 Hardware Interface Signal Definitions

Label	Pin No.	I/O	Signal/Definition															
SDIN	46	I	<b>Sampled Data In.</b> Digitized analog data sample in the RWA010 analog input. In RWA010 Mode, connect SDIN to the RWA010 SDOUT pin. In External DAC Mode, connect SDIN to ground.															
<b>MIDI Interface</b>																		
HSIFI	43	I	<b>MIDI Serial Data/High Speed Serial Interface Input.</b> In RWA010 Mode, HSIFI is the High Speed Serial Interface input from the RWA010. The RWA010 sends serial MIDI data, control signals, and diagnostics signals to the RWA030 on this line. MIDI Serial Data input is connected to the RWA010 and routed through the RWA010 to the RWA030 over this line. Connect HSIFI to the RWA010 HSIFI pin. In External DAC Mode, HSIFI is the MIDI Serial Data input. Connect HSIFI to the MIDI input (MIDI_IN).															
HSIFO	44	O	<b>High Speed Serial Interface Output.</b> In RWA010 Mode, HSIFO is the High Speed Serial Interface output to the RWA010. The RWA030 reports status to the RWA010 on this line. Connect HSIFO to the RWA010 HSIFO pin. In External DAC Mode, HSIFO is not used. Leave HSIFO open.															
<b>Memory Bus Interface</b>																		
MA[22:0]	19-15, 12-7, 5-2, 80-75, 71-70	O	<b>Memory Bus Address Lines.</b> MA[22:0] address the 2MB or 1MB external wavetable ROM and the optional sound sample DRAM (up to 8MB). The DRAM addressing is: <table style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">RWA030 Address Line</th> <th style="text-align: left;">DRAM Address Line</th> <th style="text-align: left;">Supported DRAM Size</th> </tr> </thead> <tbody> <tr> <td>MA[7:0]</td> <td>A[7:0]</td> <td>64K x 16 (128KB)</td> </tr> <tr> <td>MA16</td> <td>A8</td> <td>256K x 16 (512KB)</td> </tr> <tr> <td>MA18</td> <td>A9</td> <td>1M x 16 (2MB)</td> </tr> <tr> <td>MA20</td> <td>A10</td> <td>4M x 16 (8MB)</td> </tr> </tbody> </table>	RWA030 Address Line	DRAM Address Line	Supported DRAM Size	MA[7:0]	A[7:0]	64K x 16 (128KB)	MA16	A8	256K x 16 (512KB)	MA18	A9	1M x 16 (2MB)	MA20	A10	4M x 16 (8MB)
RWA030 Address Line	DRAM Address Line	Supported DRAM Size																
MA[7:0]	A[7:0]	64K x 16 (128KB)																
MA16	A8	256K x 16 (512KB)																
MA18	A9	1M x 16 (2MB)																
MA20	A10	4M x 16 (8MB)																
MD[15:0]	39-38, 36-31, 29-26, 24-21	I/O	<b>Memory Bus Data Lines.</b> MD[15:0] transfer 16-bit data from the external wavetable ROM to the RWA030 and between the RWA030 and the optional sound sample DRAM.															
SMROE0#	65	O	<b>ROM Output Enable 0.</b> Active low output, asserted to enable the output of the wavetable ROM.															
SMROE1#	66	O	<b>ROM Output Enable 1.</b> Not used; leave open.															
WE#	42	O	<b>DRAM Write Enable.</b> Active low, asserted when writing to the optional DRAM.															
RAS#	40	O	<b>DRAM Row Strobe.</b> Active low output, asserted to strobe the DRAM row address.															
SMAV#	69	O	<b>DRAM Address Lines Valid.</b> Active low output, asserted to strobe the DRAM column address.															
<b>RWA035 Interface</b>																		
TOPO	62	DI	<b>Top of Period Out.</b> If the RWA035 is used, connect TOPO to the RWA035 TOPI pin. If the RWA035 is not used, connect TOPO to the RWA030 TOPI pin.															
TOPI	63	DI	<b>Top of Period In.</b> Connect this pin to the RWA030 TOPO pin.															
YCLKM	68	DI	<b>Clock.</b> If the RWA035 is used, connect YCLKM to the RWA035 CLK pin. If the RWA035 is not used, leave this pin open.															
SMMCS#	64	DI	<b>Chip Select.</b> Active low output, asserted to select the RWA035 device. If the RWA035 is used, connect this pin to the RWA035 CE# pin. If the RWA035 is not used, leave this pin open.															
KISOB	61	DI	<b>Serial Output Data.</b> If the RWA035 is used, connect KISOB to the RWA035 KISI pin. If the RWA035 is not used, leave this pin open.															
KISIB	60	DI	<b>Serial Input Data.</b> If the RWA035 is used, connect KISIB to the RWA035 KISO pin. If the RWA035 is not used, leave this pin open.															
SMREF	41	DI	<b>Reserved.</b> No external connection, leave open (this pin is connected to internal circuitry).															

## RWA035 Description

### General

The RWA035 is a self-contained effects device that provides downloadable delay effects (such as reverberation and chorus) to a digital audio stream. The RWA035 receives audio words from the RWA030 and returns audio words to the RWA030 altered to achieve the desired effect. External DRAM (up to 256k x 16) is used for the effects processing.

### External Hardware Interface

#### Host Bus Interface

The supported signals are address inputs (SMA[8:1], bidirectional data lines (SMD[15:0]), and control inputs Chip Enable input (CE#), Write (WR#) Clock (CLK) and Top of Period In (TOPI).

The RWA035 receives digital audio data from the RWA030 over a Serial Input Data (KISI) input and sends digital audio data to the RWA030 over a Serial Output Data (KISO) output.

#### DRAM Interface

The RWA035 connects to DRAM using address outputs (RMA[8:0]), bidirectional data lines (RMD[11:0]), and control outputs Row Strobe (RMRAS#), Column Strobe (RMCAS#), and read/write output (RMR/W#).

The DRAM must have a maximum access time of 70 ns. For example, a Mosel V53C664HK70 or compatible DRAM can be used for a 64k x 16 size.

### Hardware Interface Signals

The RWA035 pin interface signals are shown in Figure 6.

The RWA035 pin assignments for the 80-pin PQFP are shown in Figure 7.

The RWA035 pin signals are described in Table 4.

### Additional Information

Additional information is described in the RWA030 Music Processor Designer's Guide (Order No. 1103).






Figure 6. RWA035 Pin Signals - 80-Pin PQFP




Figure 7. RWA035 Pin Signals - 80-Pin PQFP

Table 4. RWA035 Hardware Interface Signal Definitions

Label	Pin No.	I/O	Signal/Definition
<b>Power and Ground</b>			
VCC	4, 10, 14, 30, 33, 43, 50, 54, 63, 70, 75	PWR	<b>Digital Power.</b> Connect to +5 VDC through filter.
GND	11, 15, 31, 34, 44, 51, 55, 64, 71, 76	GND	<b>Digital Ground.</b> Connect to digital ground.
<b>RWA030 Interface</b>			
CLK	32	I	<b>Clock.</b> Connect CLK to the RWA030 YCLKM pin.
WR#	36	I	<b>Write.</b> Connect WR# to the RWA030 WE# pin.
CE#	29	I	<b>Chip Select.</b> Active low input, asserted to select the RWA035 device. Connect CE# to the RWA030 SMMCS pin.
MA[8:0]	20-28	I	<b>Memory Address.</b> Connect MA0 to ground. Connect MA[8:1] to RWA030 MA[7:0], respectively.
MD[15:0]	78-80, 1-3, 6-9, 12-13, 16-19	I/O	<b>Memory Data.</b> Connect MD[15:0] to RWA030 MD[15:0], respectively.
KISI	72	I	<b>Serial Input Data.</b> Connect to the RWA030 KISOB pin.
KISO	73	O	<b>Serial Output Data.</b> Connect to the RWA030 KISIB pin.
TOPI	74	I	<b>Top of Period In.</b> Connect TOPI to the RWA030 TOPO pin.
RESET#	77	I	<b>Reset.</b> Active low input, asserted to reset the RWA035. Connect RESET# to the RWA030 WRST# pin.
<b>Memory Interface</b>			
RMA[8:0]	56-62, 65- 66	O	<b>RAM Memory Address.</b> For a 64k x 16 DRAM, connect RMA[7:0] to DRAM pins A[7:0], respectively; leave RMA8 open.
RMD[11:0]	38-42, 45- 49, 52-53	I/O	<b>RAM Memory Data.</b> Connect RMD[11:0] to DRAM pins D[11:0], respectively. Connect DRAM pins D[12-15] to VCC through individual 4.7 kΩ pull-up resistors.
RMR/W#	68	O	<b>RAM Memory Read/Write.</b> High when reading from DRAM; low when writing to DRAM. Connect RMR/W# to DRAM pins LW# and UW#.
RMRAS#	67	O	<b>RAM Memory Row Address Select.</b> Active low output, asserted when DRAM row address is valid on RMD[11:0]. Connect RMRAS# to DRAM pin RAS#.
RMCAS#	69	O	<b>RAM Memory Column Address Select.</b> Active low output, asserted when DRAM column address is valid on RMD[11:0]. Connect RMCAS# to DRAM pin CAS#.
<b>Other</b>			
DTACK#	37		<b>Data Transfer Acknowledge.</b> Not used; leave DTACK# open.
RD#	35		<b>Read.</b> Not used; leave this pin open. This pin has an internal pullup resistor.

## Electrical and Environmental Specifications

The current and power requirements are listed in Table 5.

The absolute maximum ratings are listed in Table 6.

**Table 5. Current and Power Requirements**

Model	Current		Power		Notes
	Typical Current (mA)	Maximum Current (mA)	Typical Power (mW)	Maximum Power (mW)	
RWA010					$f_{IN} = 50.8032 \text{ MHz}$
Normal Mode	140	155	700	815	
Power Down Mode	27	30	135	160	
RWA030					
Normal Mode	130	145	650	760	
Power Down Mode	60	65	300	340	
RWA035					
Normal Mode	50	55	250	290	
Power Down Mode	20	22	100	115	

**Notes:**  
Test conditions: VCC = 5.0 VDC for typical values; VCC = 5.25 VDC for maximum values.

**Table 6. Absolute Maximum Ratings**

Parameter	Symbol	Limits	Units
Supply Voltage	VDD	-0.5 to +7.0	V
Input Voltage	VIN	-0.5 to (+5VD + 0.5)	V
Operating Temperature Range	TA	-0 to +70	°C
Storage Temperature Range	TSTG	-55 to +125	°C
Analog Inputs	VIN	-0.3 to (+5VA + 0.3)	V
Voltage Applied to Outputs in High Impedance (Off) State	VHZ	-0.5 to (+5VD + 0.5)	V
DC Input Clamp Current	I <sub>IK</sub>	±20	mA
DC Output Clamp Current	I <sub>OK</sub>	±20	mA
Static Discharge Voltage (25°C)	VESD	±2500	V
Latch-up Current (25°C)	I <sub>TRIG</sub>	±200	mA

Information provided by Rockwell International Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Rockwell International for its use, nor any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of Rockwell International other than for circuitry embodied in Rockwell products. Rockwell International reserves the right to change circuitry at any time without notice. This document is subject to change without notice.

**Headquarters**

Rockwell Semiconductor Systems  
4311 Jamboree Road,  
P. O. Box C  
Newport Beach, CA 92658-8902  
Phone: (714) 221-4600  
Fax: (714) 221-6375

**European Headquarters**

Rockwell Semiconductor Systems  
S.A.R.L.  
Les Taissounieres B1  
Route des Dolines  
Sophia Antipolis Cedex  
06905 Valbonne  
France  
Phone: (33) 93 00 33 35  
Fax: (33) 93 00 33 03

For more information:

**Call 1-800-854-8099**

International information:

**Call 1-714-833-6996**

URL Address:

**<http://www.nb.rockwell.com>**

E-Mail Address:

**[literature@nb.rockwell.com](mailto:literature@nb.rockwell.com)**

**REGIONAL SALES OFFICES****US Southwest Office**

Rockwell Semiconductor Systems  
5000 Birch Street  
Suite 400  
Newport Beach, CA 92660  
Phone: (714) 222-9119  
Fax: (714) 222-0620

**US Southwest Satellite Office**

Rockwell Semiconductor Systems  
1000 Business Center Circle  
Suite 215  
Thousand Oaks, CA 91320  
Phone: (805) 376-0559  
Fax: (805) 376-8180

**US South Central Office**

Rockwell Semiconductor Systems  
2001 North Collins Blvd  
Suite 103  
Richardson, TX 75080  
Phone: (214) 379-9310  
Fax: (214) 479-9317

**US Southeast Office**

Rockwell Semiconductor Systems  
900 Ashwood Parkway  
Suite 400  
Atlanta, GA 30338  
Phone: (770) 393-1830  
Fax: (770) 395-1419

**US Southeast Satellite Office**

Rockwell Semiconductor Systems  
Arbor Shoreline Office Park  
19345 US 19 N.  
Suite 108  
Clearwater, FL 34624-3156  
Phone: (813) 538-8837  
Fax: (813) 531-3031

**US Northwest Office**

Rockwell Semiconductor Systems  
US Northwest Office  
3600 Pruneridge Avenue  
Suite 100  
Santa Clara, CA 95051  
Phone: (408) 249-9696  
Fax: (408) 249-7113

**US North Central Office**

Rockwell Semiconductor Systems  
Two Pierce Place  
Chancellory Park  
Suite 810  
Itasca, IL 60143  
Phone: (708) 773-3454  
Fax: (708) 773-3907

**US Northeast Office**

Rockwell Semiconductor Systems  
239 Littleton Road  
Suite 4A  
Westford, MA 01886  
Phone: (508) 692-7660  
Fax: (508) 692-8185

**Australia**

Rockwell Semiconductor Systems  
Rockwell Australia Limited  
3 Thomas Holt Drive  
P.O. Box 165  
North Ryde, NSW 2113  
Australia  
Phone: (61-2) 805 5555  
Fax: (61-2) 805 5599

**Europe Mediterranean**

Rockwell Semiconductor Systems  
c/o Rockwell Automation S.r.l.  
Via Di Vittorio, 1  
20017 Mazzo Di Rho (MI)  
Italy  
Phone: (39 2) 93179911  
Fax: (39 2) 93179913

**Europe North**

Rockwell Semiconductor Systems, Ltd.  
Berkshire Court  
Western Road  
Bracknell  
Berkshire RG12 1RE  
England  
Phone: +44 1344 486 444  
Fax: +44 1344 486 555

**Europe South**

Rockwell Semiconductor Systems  
S.A.R.L.  
Tour GAN  
Cedex 13  
92082 Paris La Defense 2  
France  
Phone: (33-1) 49-06-3980  
Fax: (33-1) 49-06-3990

**Germany**

Rockwell Semiconductor Systems  
Rockwell Int'l GmbH Germany  
Paul-Gerhardt-Allee 50 a  
81245 Munchen  
Germany  
Phone: (49-89) 829-1320  
Fax: (49-89) 834-2734

**Hong Kong**

Rockwell Int'l (Asia Pacific) Ltd.  
13th Floor, Suites 8-10,  
Harbour Centre  
25 Harbour Road  
Wanchai,  
Hong Kong  
Phone: (852) 2 827-0181  
Fax: (852) 2 827-6488

**Japan**

Rockwell Int'l Japan Co., Ltd.  
Shimomoto Bldg  
1-46-3 Hatsudai, Shibuya-ku  
Tokyo, 151  
Japan  
Phone: (81-3) 5371 1520  
Fax: (81-3) 5371 1501

**Korea**

Rockwell-Collins Int'l, Inc.  
Room No. 1508  
Korea Textile Centre Building  
944-31, Daechi-3dong  
Kangnam P.O. Box 2037  
Kangnam-ku  
Seoul  
Korea  
Phone: (82-2) 565-2880  
Fax: (82-2) 565-1440

**Singapore**

Rockwell-Collins Int'l, Inc.  
230 Orchard Road #10-230/232  
Faber House  
Singapore 0923  
Phone: (65) 732-2292  
Fax: (65) 733-0835

**Taiwan**

Rockwell Int'l Taiwan Company, Ltd.  
Room 2808 International Trade Bldg.  
333, Keelung Road, Section I  
Taipei,  
Taiwan  
10548 ROC  
Phone: (886-2) 720-0282  
Fax: (886-2) 757-6760