

1Mx36 DRAM SIMM Memory Module

FEATURES

- Performance range:

	t _{TRC}	t _{CAC}	t _{RC}
KMM5361000A- 7	70ns	20ns	130ns
KMM5361000A- 8	80ns	20ns	150ns
KMM5361000A-10	100ns	25ns	180ns

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- Single +5V ± 10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout


GENERAL DESCRIPTION

The Samsung KMM5361000A is a 1M bitsx36 Dynamic RAM high density memory module. The Samsung KMM5361000A consist of eight CMOS 1Mx4 bit DRAMs in 20-pin SOJ package and four CMOS 1Mx1 bit DRAMs in 20-pin SOJ package mounted on a 72-pin glass-epoxy substrate. A 0.22µF decoupling capacitor is mounted under each DRAM.

The KMM5361000A is a Single In-line Memory Module with edge connections and is intended for mounting into 72 pin edge connector sockets.

PIN CONFIGURATIONS (Front View)

Pin	Symbol	Pin	Symbol
1	V _{SS}	37	DQ ₁₇
2	DQ ₀	38	DQ ₃₅
3	DQ ₁₈	39	V _{SS}
4	DQ ₁	40	CAS ₀
5	DQ ₁₉	41	CAS ₂
6	DQ ₂	42	CAS ₃
7	DQ ₂₀	43	CAS ₁
8	DQ ₃	44	RAS ₀
9	DQ ₂₁	45	NC
10	V _{CC}	46	NC
11	NC	47	W
12	A ₀	48	NC
13	A ₁	49	DQ ₉
14	A ₂	50	DQ ₂₇
15	A ₃	51	DQ ₁₀
16	A ₄	52	DQ ₂₈
17	A ₅	53	DQ ₁₁
18	A ₆	54	DQ ₂₉
19	NC	55	DQ ₁₂
20	DQ ₄	56	DQ ₃₀
21	DQ ₂₂	57	DQ ₁₃
22	DQ ₅	58	DQ ₃₁
23	DQ ₂₃	59	V _{CC}
24	DQ ₆	60	DQ ₃₂
25	DQ ₂₄	61	DQ ₁₄
26	DQ ₇	62	DQ ₃₃
27	DQ ₂₅	63	DQ ₁₅
28	A ₇	64	DQ ₃₄
29	NC	65	DQ ₁₆
30	V _{CC}	66	NC
31	A ₈	67	PD ₁
32	A ₉	68	PD ₂
33	NC	69	PD ₃
34	RAS ₂	70	PD ₄
35	DQ ₂₆	71	NC
36	DQ ₈	72	V _{SS}




Pin Name	Pin Function
A ₀ -A ₉	Address Inputs
DQ ₀ -DQ ₃₅	Data In/Out
W	Read/Write Input
RAS ₀ , RAS ₂	Row Address Strobe
CAS ₀ -CAS ₃	Column Address Strobe
PD ₁ -PD ₄	Presence Detect
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No connection

Presence Detect Pins (Optional)

Pin	70ns	80ns	100ns
PD ₁	V _{SS}	V _{SS}	V _{SS}
PD ₂	V _{SS}	V _{SS}	V _{SS}
PD ₃	V _{SS}	NC	V _{SS}
PD ₄	NC	V _{SS}	V _{SS}

* Pin Connection Changing Available

FUNCTIONAL BLOCK DIAGRAM



3

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{CC}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	7.2	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	—	V _{CC} +1	V
Input Low Voltage	V _{IL}	-1.0	—	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Operating Current* (R _{AS} , C _{AS} , Address Cycling @ t _{RC} =min.)	KMM5361000A- 7	—	1160	mA
	KMM5361000A- 8	—	1040	mA
	KMM5361000A-10	—	920	mA
Standby Current (R _{AS} =C _{AS} =V _{IH})	I _{CC2}	—	24	mA
R _{AS} -Only Refresh Current* (C _{AS} =V _{IH} , R _{AS} Cycling @ t _{RC} =min)	KMM5361000A- 7	—	1160	mA
	KMM5361000A- 8	—	1040	mA
	KMM5361000A-10	—	920	mA
Fast Page Mode Current* (R _{AS} =V _{IL} , C _{AS} Cycling: t _{PC} =min.)	KMM5361000A- 7	—	880	mA
	KMM5361000A- 8	—	760	mA
	KMM5361000A-10	—	640	mA
Standby Current (R _{AS} =C _{AS} =V _{CC} -0.2V)	I _{CC5}	—	12	mA
C _{AS} -Before-R _{AS} Refresh Current* (R _{AS} and C _{AS} Cycling @ t _{RC} =min.)	KMM5361000A- 7	—	1160	mA
	KMM5361000A- 8	—	1040	mA
	KMM5361000A-10	—	920	mA
Input Leakage Current (Any input 0≤V _{IN} ≤6.5V, all other pins not under test=0 volts.)	I _{IL}	-120	120	μA
Output Leakage Current (Data out is disabled, 0≤V _{OUT} ≤5.5V)	I _{OL}	-10	10	μA
Output High Voltage Level (I _{OH} =-5mA)	V _{OH}	2.4	—	V
Output Low Voltage Level (I _{OL} =4.2mA)	V _{OL}	—	0.4	V

*NOTE: I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as average current.

CAPACITANCE (T_A=25 °C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₉)	C _{IN1}	—	88	pF
Input Capacitance (\bar{W})	C _{IN2}	—	94	pF
Input Capacitance ($\overline{RAS_0}$, $\overline{RAS_2}$)	C _{IN3}	—	42	pF
Input Capacitance ($\overline{CAS_0}$ - $\overline{CAS_3}$)	C _{IN4}	—	36	pF
Input/Output Capacitance (DQ _{0-7,9-16,18-25,27-34})	CDQ ₁	—	17	pF
Input/Output Capacitance (DQ _{8,17,26,35})	CDQ ₂	—	22	pF

AC CHARACTERISTICS (0 °C ≤ T_a ≤ 70 °C, V_{CC}=5.0V ± 10%, See notes 1,2)

Standard Operation	Symbol	KMM5361000A-7		KMM5361000A-8		KMM5361000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	130		150		180		ns	
Access time from \overline{RAS}	t _{RAC}		70		80		100	ns	3,4
Access time from \overline{CAS}	t _{CAC}		20		20		25	ns	3,4,5
Access time from column address	t _{AA}		35		40		50	ns	3,11
\overline{CAS} to output in Low-Z	t _{CLZ}	5		5		5		ns	3
Output buffer turn-off delay	t _{OFF}	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	t _T	3	50	3	50	3	50	ns	2
\overline{RAS} precharge time	t _{RP}	50		60		70		ns	
\overline{RAS} pulse width	t _{RAS}	70	10,000	80	10,000	100	10,000	ns	
\overline{RAS} hold time	t _{RSH}	20		20		25		ns	
\overline{CAS} hold time	t _{CSH}	70		80		100		ns	
\overline{CAS} pulse width	t _{CAS}	20	10,000	20	10,000	25	10,000	ns	
\overline{RAS} to \overline{CAS} delay time	t _{RCD}	20	50	20	60	25	75	ns	4
\overline{RAS} to column address delay time	t _{RAD}	15	35	15	40	20	50	ns	11
\overline{CAS} to \overline{RAS} precharge time	t _{CRP}	5		5		10		ns	
Row address set-up time	t _{ASR}	0		0		0		ns	
Row address hold time	t _{RAH}	10		10		15		ns	
Column address set-up time	t _{ASC}	0		0		0		ns	
Column address hold time	t _{CAH}	15		15		20		ns	
Column address hold referenced to \overline{RAS}	t _{AR}	55		60		75		ns	6
Column Address to \overline{RAS} lead time	t _{RAL}	35		40		50		ns	
Read command set-up time	t _{RCS}	0		0		0		ns	
Read command hold referenced to \overline{CAS}	t _{RCH}	0		0		0		ns	9
Read command hold referenced to \overline{RAS}	t _{RRH}	0		0		0		ns	9
Write command hold time	t _{WCH}	15		15		20		ns	
Write command hold referenced to \overline{RAS}	t _{WCR}	55		60		75		ns	6
Write command pulse width	t _{WP}	15		15		20		ns	
Write command to \overline{RAS} lead time	t _{RWL}	20		20		25		ns	

3

AC CHARACTERISTICS (Continued)


Standard Operation	Symbol	KMM5361000A-7		KMM5361000A-8		KMM5361000A-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	20		20		25		ns	
Data-in set-up time	t_{DS}	0		0		0		ns	10
Data-in hold time	t_{DH}	15		15		20		ns	10
Data-in hold referenced to $\overline{\text{RAS}}$	t_{DHR}	55		60		75		ns	6
Refresh period	t_{REF}		16		16		16	ms	
Write command set-up time	t_{WCS}	0		0		0		ns	8
$\overline{\text{CAS}}$ setup time (C-B-R refresh)	t_{CSR}	10		10		10		ns	
$\overline{\text{CAS}}$ hold time (C-B-R refresh)	t_{CHR}	20		30		30		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	t_{RPC}	10		10		10		ns	
Access time from $\overline{\text{CAS}}$ precharge	t_{CPA}		45		45		55	ns	3
Fast Page mode cycle time	t_{PC}	50		50		60		ns	
$\overline{\text{CAS}}$ precharge time (Fast page)	t_{CP}	10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast page)	t_{RASP}	70	200,000	80	200,000	100	200,000	ns	

NOTES



1. An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ cycles before proper device operation is achieved.
2. $V_{\text{IH}(\text{min})}$ and $V_{\text{IL}(\text{max})}$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{\text{IH}(\text{min})}$ and $V_{\text{IL}(\text{max})}$, and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the $t_{\text{RCD}(\text{max})}$ limit insures that $t_{\text{RAC}(\text{max})}$ can be met. $t_{\text{RCD}(\text{max})}$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{\text{RCD}(\text{max})}$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}(\text{max})}$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{\text{RAD}(\text{max})}$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}(\text{min})}$ the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-write cycles.
11. Operation within the $t_{\text{RAD}(\text{max})}$ limit insures that $t_{\text{RAC}(\text{max})}$ can be met. $t_{\text{RAD}(\text{max})}$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}(\text{max})}$ limit, then access time is controlled by t_{AA} .

PACKAGE DIMENSIONS

Units: Inches (millimeters)



DETAIL OF CONTACTS



Tolerances: $\pm .005$ (.13), unless otherwise specified