



# HY51C64

65,536x1-Bit CMOS Dynamic RAM

FEBRUARY 1986

## DESCRIPTION

The HY51C64 is a high speed 65,536 bit CMOS dynamic Random Access Memory. Fabricated in CMOS technology, the HY51C64 offers features not provided by NMOS technology—Ripplemode\*, fast usable speed, low power, and an average soft error rate of less than 10 Failures In Time (FITs). The HY51C64 is ideally suited for applications such as graphic display terminals, battery operated systems, and any application where high performance is required.

## FEATURING RIPPLEMODE\* OPERATION

Ripplemode operation allows access of up to 256 bits at a 50 ns/bit rate with random or sequential addresses within a single row. Thus, a continuous data rate of over 15 million bits per second can be achieved. The HY51C64 offers high performance with relaxed system timing requirements for fast usable speed. In addition, the fast RAS and CAS access times are compatible with high performance microprocessors without using WAIT state operation.

The HY51C64L offers a standby current of 50  $\mu$ A when  $\overline{RAS} \geq V_{CC} - 0.2V$ . During a  $\overline{RAS}$ -Only refresh cycle, the HY51C64L extends the refresh cycle period to 64ms to reduce power consumption to typically 130  $\mu$ W for data retention. The HY51C64 comes in a

16-pin plastic dual in-line package. All inputs, outputs and control signals are TTL compatible. The input and output capacitance are significantly lowered to reduce system drive requirements.


## FEATURES

- ▲ CMOS Technology
- ▲ Low Power dissipation for the HY51C64-12
  - operating current 35 mA (max.)
  - standby current, TTL 1.5 mA (max.)
- ▲ Extended refresh and CMOS standby current for the HY51C64L
  - refresh period, standby mode 64 ms (max.)
  - standby current, CMOS 50  $\mu$ A (max.)
- ▲ Average soft error rate less than 10 FITs (0.001%/1000 hours)
- ▲ Ripplemode\* operation for a sustained data rate up to 15.3 MHz
- ▲ Low input/output capacitance


	HY51C64/L-10	HY51C64/L-12	HY51C64/L-15
Maximum Access Time (ns)	100	120	150
Minimum Cycle Time (ns)	160	190	245
Maximum Column Address Access Time (ns)	45	55	65

\*Ripplemode is a registered trademark of Intel Corporation

## BLOCK DIAGRAM



## PIN CONNECTIONS



## PIN NAMES

A <sub>0</sub> -A <sub>7</sub>	ADDRESS INPUTS
$\overline{CAS}$	COLUMN ADDRESS STROBE
DIN	DATA IN
DOUT	DATA OUT
$\overline{WE}$	WRITE ENABLE
$\overline{RAS}$	ROW ADDRESS STROBE
VCC	POWER (+5V)
VSS	GROUND

This documentation is a general product description and is subject to change without notice. Hyundai Semiconductor does not assume any responsibility for use of circuits described. No circuit patent licenses are implied.

## ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias	-10° to +80°C
Storage Temperature	Plastic -55°C to +125°C
Voltage on Any Pin except V <sub>CC</sub> Relative to V <sub>SS</sub>	-1.0V to 7.0V
Voltage on V <sub>CC</sub> Relative to V <sub>SS</sub>	-1.0V to 7.0V
Data Out Current	50mA
Power Dissipation	1.0W

**NOTICE:**

Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

## D.C. AND OPERATING CHARACTERISTICS<sup>1</sup>

T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted.

SYMBOL	PARAMETER	SPEED	HY51C64			HY51C64L			UNIT	TEST CONDITIONS	NOTES
			Min.	Typ. <sup>2</sup>	Max.	Min.	Typ. <sup>2</sup>	Max.			
I <sub>IIL</sub>	Input Leakage Current (any input)				10			10	μA	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
I <sub>IOL</sub>	Output Leakage Current for High Impedance State				10			10	μA	$\overline{\text{RAS}}$ at V <sub>IH</sub> . $\overline{\text{CAS}}$ at V <sub>IH</sub> . D <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
I <sub>CC1</sub>	V <sub>CC</sub> Supply Current, Operating	-10	27	37		27	37		mA	t <sub>RC</sub> = t <sub>RC(min)</sub>	3,4
		-12	23	35		23	35				
		-15	20	30		20	30				
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current, TTL Standby		0.4	1.5		0.4	0.8		mA	$\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ at V <sub>IH</sub> , all other inputs ≥ -0.5V	
I <sub>CC3</sub>	V <sub>CC</sub> Supply Current, $\overline{\text{RAS}}$ -Only Cycle	-10	24	37		24	37		mA	t <sub>RC</sub> = t <sub>RC(min)</sub>	4
		-12	20	35		20	35				
		-15	18	30		18	30				
I <sub>CC4</sub>	V <sub>CC</sub> Supply Current, Ripplemode™	-10	18	37		18	37		mA	t <sub>PC</sub> = t <sub>PC(min)</sub>	3,4
		-12	17	35		17	35				
		-15	16	30		16	30				
I <sub>CC5</sub>	V <sub>CC</sub> Supply Current, Standby Output Enabled		1	3		1	2		mA	$\overline{\text{CAS}}$ at V <sub>IL</sub> , $\overline{\text{RAS}}$ at V <sub>IH</sub> , all other inputs ≥ -0.5V	3
I <sub>CC6</sub>	V <sub>CC</sub> Supply Current, CMOS Standby			2		0.008	0.05		mA	$\overline{\text{RAS}} \geq V_{CC} - 0.2V$ , $\overline{\text{CAS}}$ at V <sub>IH</sub> , all other inputs ≥ -0.5V	
V <sub>IL</sub>	Input Low Voltage (all inputs)		-1.0	0.8		-1.0	0.8		V		5
V <sub>IH</sub>	Input High Voltage (all inputs)		2.4	V <sub>CC</sub> +1		2.4	V <sub>CC</sub> +1		V		
V <sub>OL</sub>	Output Low Voltage			0.4			0.4		V	I <sub>OL</sub> = 4.2 mA	6
V <sub>OH</sub>	Output High Voltage		2.4			2.4			V	I <sub>OH</sub> = -5 mA	6

**NOTES:**

1. All voltages referenced to V<sub>SS</sub>.
2. Typical values are at T<sub>A</sub> = 25°C and nominal supply voltages.
3. I<sub>CC</sub> is dependent on output loading when the device output is selected. Specified I<sub>CC</sub> (max) is measured with the output open.
4. I<sub>CC</sub> (max) is dependent upon the number of address transitions while  $\overline{\text{CAS}}$  is at V<sub>IH</sub>. Specified I<sub>CC</sub> (max) is measured within a maximum of two transitions per address input per random cycle, one transition per access cycle for Ripplemode.
5. Specified V<sub>IL</sub> (min) is steady state operation. During transitions, the inputs may overshoot to -2.0V for periods not to exceed 20 ns.
6. Test conditions apply only for D.C. characteristics. A.C. parameters specified with a load equivalent to two TTL loads and 100 pF.

## CAPACITANCE<sup>1</sup>

$T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
$C_{IN1}$	Address, Data In	—	4	pF
$C_{IN2}$	$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$	—	5	pF
$C_{OUT}$	Data Out	—	5	pF

### NOTES:

- Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:

$$C = \frac{I \Delta t}{\Delta V}$$

with  $\Delta V$  equal to 3 volts and power supplies at nominal levels.

## A.C. CHARACTERISTICS<sup>1,2,3</sup>

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

### READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES

(See Waveforms A to G)

SYMBOL	PARAMETER	HY51C64/L-10		HY51C64/L-12		HY51C64/L-15		UNIT	NOTES
		Min.	Max.	Min.	Max.	Min.	Max.		
$t_{RAC}$	Access Time From $\overline{RAS}$		100		120		150	ns	4,5
$t_{CAC}$	Access Time From $\overline{CAS}$		20		25		30	ns	5,6,7
$t_{CAA}$	Access Time From Column Address		45		55		65	ns	
$t_{REF}$	Time Between Refresh		4		4		4	ms	8
$t_{RP}$	$\overline{RAS}$ Precharge Time	50		60		85		ns	
$t_{CPN}$	$\overline{CAS}$ Precharge Time	10		10		20		ns	
$t_{CRP}$	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	-20		-20		-20		ns	
$t_{RCD}$	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	25	80	30	95	35	120	ns	9
$t_{CSH}$	$\overline{CAS}$ Hold Time	100		120		150		ns	
$t_{ASR}$	Row Address Set-up Time	0		0		0		ns	
$t_{RAH}$	Row Address Hold Time	15		20		25		ns	
$t_{ASC}$	Column Address Set-up Time	0		0		0		ns	
$t_{CAH}$	Column Address Hold Time	15		20		25		ns	
$t_T$	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	10
$t_{OFF}$	Output Buffer Turn Off Delay	0	20	0	25	0	25	ns	

### NOTES:

- All Voltages referenced to  $V_{SS}$ .
- An initial pause of 100 microseconds is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing a  $\overline{RAS}$  clock, such as  $\overline{RAS}$ -only refresh). Eight initialization cycles are required after extended periods of bias without clocks (greater than 4 ms for the HY51C64 and greater than 64 ms for the HY51C64L).
- A.C. characteristics assume  $t_p = 5$  ns.
- Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$ . If  $t_{RCD} > t_{RCD}(\text{max})$  then  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds  $t_{RCD}(\text{max})$ .
- Load = 2 TTL loads and 100 pF.
- Assumes  $t_{RCD} \geq t_{RCD}(\text{max})$ .
- If  $t_{ASC} < [t_{CAA}(\text{max}) - t_T]$ , then access time is defined by  $t_{CAA}$  rather than by  $t_{CAC}$ .
- The HY51C64L extends the refresh period to 64 ms during  $\overline{RAS}$ -only refresh cycles.
- $t_{RCD}(\text{max})$  is specified for reference only.
- $t_T$  is measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$ .

**A.C. CHARACTERISTICS (CONT'D.)**

**READ AND REFRESH CYCLES**

(See Waveforms A,C,D,E and G)

SYMBOL	PARAMETER	HY51C64/L-10		HY51C64/L-12		HY51C64/L-15		UNIT	NOTES
		Min.	Max.	Min.	Max.	Min.	Max.		
$t_{RC}$	Random Read Cycle Time	160		190		245		ns	
$t_{RAS}$	$\overline{RAS}$ Pulse Width	100	75000	120	75000	150	75000	ns	
$t_{CAS(R)}$	$\overline{CAS}$ Pulse Width (Read Cycle)	20	75000	25	75000	30	75000	ns	
$t_{RSH(R)}$	$\overline{RAS}$ Hold Time (Read Cycle)	20		25		30		ns	
$t_{RCS}$	Read Command Set-up Time	0		0		0		ns	
$t_{RCH}$	Read Command Hold Time Referenced to $\overline{CAS}$	0		0		0		ns	11
$t_{RRH}$	Read Command Hold Time Referenced to $\overline{RAS}$	20		20		20		ns	11
$t_{CAR}$	Column Address to $\overline{RAS}$ Set-up Time	35		45		55		ns	

**WRITE CYCLE**

(See Waveforms B,C,F and G)

SYMBOL	PARAMETER	HY51C64/L-10		HY51C64/L-12		HY51C64/L-15		UNIT	NOTES
		Min.	Max.	Min.	Max.	Min.	Max.		
$t_{RC}$	Random Write Cycle Time	160		190		245		ns	
$t_{RAS}$	$\overline{RAS}$ Pulse Width	100	75000	120	75000	150	75000	ns	
$t_{CAS(W)}$	$\overline{CAS}$ Pulse Width (Write Cycle)	30	75000	35	75000	40	75000	ns	
$t_{RSH(W)}$	$\overline{RAS}$ Hold Time (Write Cycle)	30		35		40		ns	
$t_{WCS}$	Write Command Set-up Time	0		0		0		ns	12
$t_{WCH}$	Write Command Hold Time	20		25		30		ns	
$t_{WP}$	Write Command Pulse Width	20		25		30		ns	
$t_{RWL}$	Write Command to $\overline{RAS}$ Lead Time	30		35		40		ns	
$t_{CWL}$	Write Command to $\overline{CAS}$ Lead Time	30		35		40		ns	
$t_{DS}$	Data-In Set-Up Time	0		0		0		ns	
$t_{DH}$	Data-In Hold Time	20		25		30		ns	

**NOTES:**

11. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied.
12.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are specified as reference points only. If  $t_{WCS} \geq t_{WCS}(\text{min})$  the cycle is an early write cycle and the data out pin will remain high impedance throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$  and  $t_{RWD} \geq t_{RWD}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$  the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If none of the above conditions is satisfied, the condition of the data out is indeterminate.

## A.C. CHARACTERISTICS (CONT'D.)

### READ-MODIFY-WRITE CYCLE

(See Waveforms C and G)

SYMBOL	PARAMETER	HY51C64/L-10		HY51C64/L-12		HY51C64/L-15		UNIT	NOTES
		Min.	Max.	Min.	Max.	Min.	Max.		
$t_{RWC}$	Read-Modify-Write Cycle Time	195		230		280		ns	
$t_{RRW}$	RMW Cycle $\overline{RAS}$ Pulse Width	135	75000	160	75000	185	75000	ns	
$t_{CRW}$	RMW Cycle $\overline{CAS}$ Pulse Width	50	75000	60	75000	70	75000	ns	
$t_{RWD}$	$\overline{RAS}$ to $\overline{WE}$ Delay	100		120		150		ns	12
$t_{CWD}$	$\overline{CAS}$ to $\overline{WE}$ Delay	20		25		30		ns	12
$t_{AWD}$	Column Address to $\overline{WE}$ Delay	35		45		55		ns	12

### RIPPLEMODE™ CYCLE<sup>13</sup>

(See Waveforms E,F and G)

SYMBOL	PARAMETER	HY51C64/L-10		HY51C64/L-12		HY51C64/L-15		UNIT	NOTES
		Min.	Max.	Min.	Max.	Min.	Max.		
$t_{CAP}$	Access Time From Column Precharge		55		65		75	ns	
$t_{PC}$	Ripplemode* Read or Write Cycle Time	60		70		80		ns	
$t_{CP}$	Ripplemode* $\overline{CAS}$ Precharge Time	10		15		20		ns	
$t_{RPM}$	Ripplemode* $\overline{RAS}$ Pulse Width		75000		75000		75000	ns	
$t_{PCM}$	Ripplemode* Read-Modify-Write Cycle Time	85		100		115		ns	


**NOTES:**

12.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ , and  $t_{AWD}$  are specified as reference points only. If  $t_{WCS} \geq t_{WCS}(\text{min})$  the cycle is an early write cycle and the data out pin will remain high impedance throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$  and  $t_{RWD} \geq t_{RWD}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$  the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If none of the above conditions is satisfied, the condition of the data out is indeterminate.
13. All previously specified A.C. characteristics are applicable.


\*Registered trademark of Intel Corporation.

WAVEFORMS

A. READ CYCLE



B. WRITE CYCLE




NOTES:


- 1,2.  $V_{IH\ MIN}$  and  $V_{IL\ MAX}$  are reference levels for measuring timing of input signals.
- 3,4.  $V_{OH\ MIN}$  and  $V_{OL\ MAX}$  are reference levels for measuring timing of  $D_{OUT}$ .
5.  $t_{OFF}$  is measured to  $I_{OUT} \leq |I_{LO}|$ .
6.  $t_{DS}$  and  $t_{DH}$  are referenced to CAS or WE, whichever occurs last.
7.  $t_{CRP}$  requirement is only applicable for RAS/CAS cycles preceded by a CAS-only cycle (i.e., for systems where CAS has not been decoded with RAS).
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied.

WAVEFORMS (CONT'D)

C. READ-MODIFY-WRITE CYCLE



D. RAS-ONLY REFRESH CYCLE




NOTES:


- 1,2.  $V_{IH\ MIN}$  and  $V_{IL\ MAX}$  are reference levels for measuring timing of input signals.
- 3,4.  $V_{OH\ MIN}$  and  $V_{OL\ MAX}$  are reference levels for measuring timing of  $D_{OUT}$ .
5.  $t_{OFF}$  is measured to  $I_{OUT} \leq |I_{OL}|$ .
6.  $t_{DS}$  and  $t_{DH}$  are referenced to  $CAS$  or  $WE$ , whichever occurs last.
7.  $t_{CRP}$  requirement is only applicable for  $RAS/CAS$  cycles preceded by a  $CAS$ -only cycle (i.e., for systems where  $CAS$  has not been decoded with  $RAS$ ).

**WAVEFORMS (CONT'D)**

**E. RIPPLEMODE™\* READ CYCLE**



**F. RIPPLEMODE™\* WRITE CYCLE**



**NOTES:**


- 1,2.  $V_{IH\ MIN}$  and  $V_{IL\ MAX}$  are reference levels for measuring timing of input signals.
- 3,4.  $V_{OH\ MIN}$  and  $V_{OL\ MAX}$  are reference levels for measuring timing of  $D_{OUT}$ .
5.  $t_{OFF}$  is measured to  $I_{OUT} \leq |I_{OL}|$ .
6.  $t_{DS}$  and  $t_{DH}$  are referenced to  $CAS$  or  $WE$ , whichever occurs last.
7.  $t_{CRP}$  requirement is only applicable for RAS/CAS cycles preceded by a CAS-only cycle (i.e., for systems where CAS has not been decoded with RAS).
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied.
9. Access time is  $t_{CAP}$  or  $t_{CAA}$  dependent, see Ripplemode\* discussion on pages 10 and 11.

\*Registered trademark of Intel Corporation.



WAVEFORMS (CONT'D)

G. RIPPLEMODE™\* READ-MODIFY-WRITE CYCLE



NOTES:

- 1.2.  $V_{IH\ MIN}$  and  $V_{IL\ MAX}$  are reference levels for measuring timing of input signals.
- 3.4.  $V_{OH\ MIN}$  and  $V_{OL\ MAX}$  are reference levels for measuring timing of  $D_{OUT}$ .
5.  $t_{OFF}$  is measured to  $I_{OUT} \leq |I_{LO}|$ .
6.  $t_{DS}$  and  $t_{DH}$  are referenced to  $\overline{CAS}$  or  $\overline{WE}$ , whichever occurs last.
7.  $t_{CRP}$  requirement is only applicable for  $\overline{RAS}/\overline{CAS}$  cycles preceded by a  $\overline{CAS}$ -only cycle (i.e., for systems where  $\overline{CAS}$  has not been decoded with  $\overline{RAS}$ ).
8. Access time is  $t_{CAP}$  or  $t_{CAA}$  dependent, see Ripplemode\* discussion on pages 10 and 11.

\*Registered trademark of Intel Corporation.

**DEVICE DESCRIPTION**

The HY51C64 is produced with CMOS technology, combining the scaling techniques of production proven NMOS with CMOS. CMOS technology together with new circuit design concepts results in fast data access, low power, fast usable speed and a soft error rate average of less than 10 FITs.

**RAS/CAS TIMING**

$\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  have minimum pulse widths as defined by  $t_{\text{RAS}}$  and  $t_{\text{CAS}}$  respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by bringing  $\overline{\text{RAS}}$  and/or  $\overline{\text{CAS}}$  low, must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle cannot begin until the minimum precharge time,  $t_{\text{RP}}$ , has been met.

**READ CYCLE**

A Read cycle is performed by maintaining Write Enable ( $\overline{\text{WE}}$ ) high during a  $\overline{\text{RAS/CAS}}$  operation. The output pin of a selected device will remain in a high impedance state until valid data appears at the output at access time.

**WRITE CYCLE**

A Write cycle is performed by taking  $\overline{\text{WE}}$  low during a  $\overline{\text{RAS/CAS}}$  operation. Data Input ( $D_{\text{IN}}$ ) must be valid relative to the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever transition occurs last.

**REFRESH CYCLE**

To retain data, a refresh operation is performed by clocking each of the 256 row addresses (A0 through A7) with  $\overline{\text{RAS}}$  at least every 4 milliseconds.  $\overline{\text{CAS}}$  can remain high (inactive) for this sequence. Any cycle, Read, Write, Read-Modify-Write, or  $\overline{\text{RAS}}$ -only, will refresh the memory.

**EXTENDED REFRESH CYCLE**

The HY51C64L extends the refresh cycle period to 64 milliseconds for  $\overline{\text{RAS}}$ -only refresh cycles. This feature reduces total power consumption to a maximum of 385  $\mu\text{W}$ , and typically 130  $\mu\text{W}$  for data retention, ( $\overline{\text{RAS}} \geq V_{\text{CC}} - 0.2\text{V}$ .  $\overline{\text{RAS}}$ -Only refresh cycle for the HY51C64L-12). The low standby power can significantly

extend battery life in battery back-up applications. Power consumption is calculated from the following equation:

$$P = V_{\text{CC}} I_{\text{AVG}} = V_{\text{CC}} \left[ \frac{(t_{\text{RC}}) (I_{\text{Active}}) + (t_{\text{RI}} - t_{\text{RC}}) (I_{\text{Standby}})}{t_{\text{RI}}} \right]$$

where  $t_{\text{RC}}$  = refresh cycle time,  
and  $t_{\text{RI}}$  = refresh interval time or  $t_{\text{REF}}/256$ .

**RIPPLEMODE™**


Ripplemode operation permits all 256 columns within the selected row of the selected device to be accessed at a high data rate. Maintaining  $\overline{\text{RAS}}$  low while successive  $\overline{\text{CAS}}$  cycles are performed, retains the row address internally, eliminating the need to reapply it. The column address buffer acts as a transparent latch while  $\overline{\text{CAS}}$  is high. Access begins from valid column addresses rather than from  $\overline{\text{CAS}}$ , eliminating  $t_{\text{ASC}}$  and  $t_{\text{T}}$  from the critical timing path.  $\overline{\text{CAS}}$  latches the addresses into the column address buffer and serves as an output enable.

During this operation Read, Write, or Read-Modify-Write cycles are possible at random or sequential addresses within the row. Following the entry cycle into Ripplemode\* operation, access time is  $t_{\text{CAA}}$  or  $t_{\text{CAP}}$  dependent. If the column addresses are valid prior to or coincident with the rising edge of  $\overline{\text{CAS}}$ , then the access time is determined by the rising edge of  $\overline{\text{CAS}}$  specified by  $t_{\text{CAP}}$  (see Figure 1.) If the column and addresses are valid after the rising edge of  $\overline{\text{CAS}}$ , then the access time is determined by the valid column addresses specified by  $t_{\text{CAA}}$ . For both cases, the falling edge of  $\overline{\text{CAS}}$  latches the addresses and enables the output.

Ripplemode\* operation provides a sustained data rate beyond 15MHz for applications that require high data bandwidth, such as bit mapped graphics. The following formula can be used to calculate the data rate:

$$\text{Data Rate} = \frac{256}{t_{\text{RC}} + 255 t_{\text{PC}}}$$

FIGURE 1. RIPPLEMODE™ ACCESS TIME DETERMINATION




**HIDDEN REFRESH**

A standard feature of the HY51C64 is that refresh cycles may be performed while maintaining valid data at the output pin. This is referred to as Hidden Refresh. Hidden Refresh is performed by holding  $\overline{\text{CAS}}$  at  $V_{\text{IL}}$  and taking  $\overline{\text{RAS}}$  high and, after a specified precharge period ( $t_{\text{RP}}$ ), executing a "RAS-Only" refresh cycle, but with  $\overline{\text{CAS}}$  held low (see Figure 2).

This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability. The part will be internally refreshed at the row addressed at the time of the second  $\overline{\text{RAS}}$ .

**FIGURE 2. HIDDEN REFRESH CYCLE**



**DATA OUT OPERATION**

The HY51C64 Data Output ( $D_{\text{OUT}}$ ), which has three-state capability, is controlled by  $\overline{\text{CAS}}$ . During  $\overline{\text{CAS}}$  high state ( $\overline{\text{CAS}}$  at  $V_{\text{IH}}$ ), the output is in the high impedance state. The following table summarizes the  $D_{\text{OUT}}$  state for various types of cycles.

**HY51C64 DATA OUTPUT OPERATION FOR VARIOUS TYPES OF CYCLES**

TYPE OF CYCLE	$D_{\text{OUT}}$ STATE
Read Cycle	Data from Addressed Memory Cell
Early Write Cycle	Hi-Z
$\overline{\text{RAS}}$ -Only Refresh Cycle	Hi-Z
$\overline{\text{CAS}}$ -Only Cycle	Hi-Z
Read-Modify-Write Cycle	Data from Addressed Memory Cell
Delayed Write Cycle	Indeterminate

**POWER ON**


An initial pause of 100  $\mu\text{s}$  is required after the application of the  $V_{\text{CC}}$  supply, followed by a minimum of eight initialization cycles (any combination of cycles containing a  $\overline{\text{RAS}}$  clock, such as  $\overline{\text{RAS}}$ -only refresh). Eight initialization cycles are required after extended periods of bias without clocks (greater than 4 ms for the HY51C64 and greater than 64 ms for the HY51C64L). The  $V_{\text{CC}}$  current ( $I_{\text{CC}}$ ) requirement of the HY51C64L during power on is, however, dependent upon the input levels of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ .

If  $\overline{\text{RAS}}=V_{\text{SS}}$  during power on, the device will go into an active cycle and  $I_{\text{CC}}$  would show current transients similar to those shown for the  $\overline{\text{RAS}}/\overline{\text{CAS}}$  timings. It is recommended that  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  track with  $V_{\text{CC}}$  or be held at a valid  $V_{\text{IH}}$  during power on.


**PACKAGE OUTLINE**

**16 PIN PLASTIC**

ITEM	MILLIMETERS	INCHES
A	19.05	0.750
B	0.635	0.025
C	2.54	0.100
D	0.457	0.018
E	17.78	0.700
F	1.524	0.060
G	3.302	0.130
H	0.508	0.020
I	3.302	0.130
J	3.81	0.150
K	7.62	0.300
L	6.35	0.250
M	0.254	0.010



**ORDERING INFORMATION**



**Korea Headquarters & Factory, Hyundai Electronics Industries Co., Ltd., Semiconductor Division**  
 •Semiconductor Sales : 12th Fl. Hyundai Bldg., 140-2, Kye-Dong, Chongro-Ku, Seoul, Korea  
 & Marketing Division ▲ Tel: 741-1311/25 Ext. 287 ▲ Tlx: K29793/4 HDETN ▲ Fax: (02) 741-0317  
 •Head Office & Factory: San 136-1, Ami-Ri, Bubal-Myun, Ichon-Kun, Kyungki-Do, Korea  
 ▲ Tel: (0336) 2-6211/30, (02) 741-0661/4 ▲ Telex: K23955/7 HDETN ▲ Fax: (02) 741-0737

**U.S. Headquarters, Hyundai Electronics America, Semiconductor Division**  
 2191 Laurelwood Rd., Santa Clara, CA 95054, U.S.A. ▲ Tel: (408) 986-9800 ▲ Telex: 278841 HEA UR ▲ Fax: 988-0665